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Instantaneous Clockless Data Recovery
and Demultiplexing
Behnam Analui and Ali Hajimiri
Abstract—An alternative architecture for instantaneous data re-
covery for burst-mode communication is introduced. The archi-
tecture can perform 1: demultiplexing without additional clock
recovery phase-locked loop or sampling blocks. A finite-state ma-
chine (FSM) is formed with combinational logic and analog LC
transmission line delay cells in a feedback loop. The FSM responds
to input data transitions instantaneously and sets the outputs. The
system reduces unit interval jitter by a factor of . The new ar-
chitecture is demonstrated via a SiGe 1:2 clockless demultiplexer
circuit that operates at 7.5 Gb/s.
Index Terms—Burst-mode communication, combinational logic
circuits, delay circuits, delay lines, demultiplexing, emitter coupled
logic, finite-state machines (FSMs), passive circuits, transmission
lines.
I. INTRODUCTION
BURST-MODE communication relies on very fast acqui-sition circuitry to achieve low network latency. If the data
stream is bursty, the receiver must be able to synchronize with
the data instantaneously to maintain reliable communication.
For Burst-mode communication, conventional clock recovery
(CR) methods based on narrow-band phase-locked loops
(PLLs), such as the ones designed for SONET applications, are
not applicable. PLL-based CR circuits in SONET have strin-
gent jitter transfer specifications to avoid jitter accumulation.
In addition, they are required to tolerate long sequences of
identical bits [1]. These constraints impose a narrow-band PLL
that will have long acquisition time. For instance, [1] reports
minimum of 50- s acquisition time for a 155-MHz CR circuit.
In this case, approximately the first 8000 bits of data will be
lost. Although designing a wide-band PLL reduces the number
of lost bits, it still requires preamble bits and coding schemes
to alleviate this problem.
Gated oscillator clock recovery provides instantaneous lock
to the first data transition. Such circuits have been reported at
several hundred megabits per second [2]–[4]. Gated oscillator
clock recovery relies on two oscillators that are activated with
rising and falling edges of the input signal and are, hence, resyn-
chronized with every transition. The frequency of the gated os-
cillators are equal to the bit rate and the right value is typically
maintained via another replica oscillator in a PLL.
We introduce an alternative method for instantaneous data
recovery and show a prototype that works at 7.5 Gb/s. A
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Fig. 1. (a) Clockless 1:n demultiplexer. (b) State diagram of the 1:2
demultiplexer.
finite-state machine (FSM) combines data recovery and de-
multiplexer functions. It receives the data and decides on the
output values based on the current input data and the previous
state. The previous state is provided to the FSM input with a
bit period delay. While decisions are synchronized with every
incoming data transition, no oscillator is required. Although the
jitter transfer function is flat similar to gated oscillator-based
approach, there is a reduction by a factor of , the demulti-
plexing ratio, in output jitter due to the integrated demultiplexer
function.
We first introduce the new general architecture for 1: clock-
less demultiplexer and discuss the complexity of the FSM for
different demultiplexing ratios, . Then, we describe the design
procedure for a 1:2 demultiplexer and discuss different possibil-
ities for implementing the delay cells. Lastly, we demonstrate
the experimental results of the fabricated prototype.
II. CLOCKLESS 1: DEMULTIPLEXER
Fig. 1(a) shows the general block diagram of the proposed
clockless data recovery and the 1: demultiplexer. The FSM
consists of a combinational states logic block and bit period
delay cells. It maps the combination of the input and previous
state to a current state. Previous state is the output of the FSM
at the last bit period, , and is fed back to the input of the states
logic block with a delay of . The output logic block generates
the demultiplexed outputs based on the current state. Both logic
blocks respond to their inputs instantaneously. Therefore, each
data transition at the input immediately affects the outputs of the
demultiplexer, if logic gate propagation delay is neglected.
In a conventional 1: demultiplexer, each output changes
based on its corresponding bit at the input and then keeps its
value for periods. The combination of the FSM and output
logic operates similarly. Each input bit is directed to the proper
output and the values of the other outputs are kept constant in
the memory of FSM state. Therefore, the information stored in
1057-7130/$20.00 © 2005 IEEE
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TABLE I
STATE-OUTPUT CORRESPONDENCE FOR 1: 2 DEMULTIPLEXER
one state of the FSM consists of the value of current bit (1 bit),
the values of the unaffected bits ( bits), and the binary
address of the affected output ( bits). As a result, for a
1: demultiplexer a bit FSM is required, as Fig. 1(a)
demonstrates. Consequently, the number of states in the FSM
is .
The delay cell in Fig. 1(a) guarantees that the information of
the previous state is available whenever a data transition occurs,
i.e., every bit period. The output is updated for every data tran-
sition and thus there is no explicit jitter rejection. However, the
input data jitter at any transition impacts only one of the out-
puts. Moreover, each output has the data rate of the input.
Therefore, effective output data jitter in unit intervals (UI), i.e.,
normalized to , is reduced to of the input data jitter.
Next, we demonstrate the design of a 1:2 demultiplexer based
on the clockless data recovery method.
III. DESIGN OF 1:2 DEMULTIPLEXER
The major advantage of the clockless demultiplexer is that it
responds to data transitions instantaneously. After a long quiet
period with zero input and zero outputs, the first data transition
initiates the state transitions of the FSM. Thereafter, the FSM
state is updated every period, , synchronous to data transi-
tions. If the delay is not exactly , any incoming data transi-
tion resynchronizes the FSM. The output of FSM will be valid
as soon as the data transition arrives at the input provided that
the logic propagation delay is negligible.
Fig. 1(b) illustrates the states and state transitions of the 1:2
clockless demultiplexer. Each arrow corresponds to a state tran-
sition in FSM. The binary value on the arrow represents the cur-
rent value of the input. For the 1:2 demultiplexer, the FSM has
a total of eight states, as shown in Fig. 1(b). The FSM stays in
each state for a period of . Then it transitions to the next state
based on the input bit. The prime superscript in the state name
is equivalent to the select line of a conventional demultiplexer.
States with prime superscript correspond to the ones for which
input bit affects . The first subscript in the state name is the
current input bit and the second subscript is the previous input
bit stored to hold the unaffected output. For example, when FSM
is in it corresponds to the state when the input bit, “1,” is
transferred to and stored previous bit, “0,” is transferred
to . If after , a data transition occurs and input bit is “0,”
TABLE II
ASSOCIATED CODE WORD TO EACH STATE
FSM transitions to , for which input bit, “0,” is now trans-
ferred to and stored previous bit, “1,” is transferred to .
Table I summarizes the two output values for all the eight states.
A 3-bit FSM represents the state diagram in Fig. 1(b). Each
state is assigned a 3-bit code word. To avoid erroneous transi-
tions to other states, i.e., races, codes are assigned such that only
one bit changes in every state transition. Therefore, delay mis-
matches in the implementation cannot cause errors and the FSM
is race free. The code words are presented in Table II.
We associate the binary variables , and to the three
bits that code the FSM states. Therefore, when , and are
updated every , we say FSM has transitioned to the next state.
The updated binary values for each of , or is determined
from the state diagram and the code word table based on the
current values of , or and the input bit. The next value
of each of the three binary variables is described as
(1)
where “ ” signifies the updated value of . Function is a logic
function and the arguments are the current values of the binary
variables. Variable corresponds to the current input bit. The
logic functions are designed based on standard methods such as
sum of products (SOP) using Karnaugh maps [5].
Similarly, and can be represented as functions of
, and . Based on the concept of the 1:2 demultiplexer
we predict the logic function for the two outputs as
(2)
(3)
where is a binary function representing which output should
change and is equivalent to the select line of an ordinary demul-
tiplexer. The “ ” and “ ” are logical AND and OR operators,
respectively. For instance, in (2), the next value for is the
current value of if , and is the input if . The
change is synchronous with .
From Fig. 1(b) and Table II we can show that
(4)
where is the “exclusive or” operator. Additionally, we can
show and . Therefore, the output logic
block in Fig. 1(a) is omitted and the outputs are tapped directly
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Fig. 2. Demultiplexer outputs for 1 011 000 010 input sequence (a) Ideal case.
(b) Delay cell has smaller delay than bit period.




Equations (5) and (6) are computed directly from digital maps
of Fig. 1(b) using Table II code words. However, they have the
form as in (2) and (3) and can be obtained directly by replacing
(4) in (2) or (3).
IV. DELAY CELL
The delay cell in Fig. 1(a) is the synchronizing block in the
demultiplexer that controls how long the FSM stays in one state.
When the first data transition initiates the demultiplexer, FSM
binary outputs, i.e., in a 1:2 demultiplexer, are fed
back to the input of FSM every and generate next state and
next outputs based on (1), (5), and (6). Ideally, the delay must
be equal to the input bit period . Fig. 2(a) demonstrates how
the demultiplexer operates for a sample input data. When one
output is following the input, the other output is holding its own
previous value.
If the delay cell has a delay , different from , the out-
puts might experience glitches. However, any input transition
will immediately correct those glitches and avoid any unwanted
output transition. Fig. 2(b) illustrates an example where
. As can be seen, in the second bit period is holding its
previous value, “1”. After new values for , and are
ready at the FSM input while the correct input, , corresponding
to has not arrived yet. starts to follow the incorrect
. However, after , the next data transition ar-
rives and , and are immediately corrected
Fig. 3. (a) Outputs of the 1: 2 Demultiplexer when T < T simulated with
HSPICE (b) Demultiplexer with delay control loop.
because they relate to with a combinational logic relation such
as (5) or (6). Although glitches are observed at the outputs as a
consequence, delay mismatch is corrected every cycle and does
not accumulate when data transitions occur.
A behavioral simulation of the demultiplexer in HSPICE con-
firms the above argument. The is 125 ps while input data is
7.5 Gb/s. In Fig. 3(a), the marked bumps on and corre-
spond to the same glitches discussed in Fig. 2(b). As predicted,
the arriving data transition immediately corrects for such errors.
The other weaker bumps in the outputs are related to hazards that
occur when two or more terms in the SOP of output function are
changing simultaneously, while the overall output function re-
mains at the same logic level.
The delay mismatch bounds the maximum number of consec-
utive identical bits (CIB) at the input. If delay mismatch is ,
as in Fig. 2(b), number of CIBs should be less then .
Otherwise, the FSM will swap the outputs and the th bit
will be resolved at the incorrect output.
can be made very small by using a delay control circuit
that forces to zero. A ring oscillator is formed by closing a
positive feedback loop around a replica of the delay cells. The
period of oscillation equals twice the delay of the delay cells,
. A PLL locks the frequency of the ring oscillator to an
accurate reference clock by tuning the replica delay cell. The
same control voltage is used to adjust the delays in the FSM.
In practice, the logic circuits in the FSM have propagation de-
lays that contribute to the total delay around the feedback loop
of the FSM. Furthermore, process variations could significantly
impact the propagation delay of the gates. Therefore, a delay
control loop that adjusts the delay cells alone would be inconse-
quential. The replica ring oscillator must include all the blocks
that contribute to the delay. For the 1:2 demultiplexer, it can be
shown that in the absence of input transitions, from (1) is
simplified to
(7)
Equation (7) shows the output inverts for every period delay
around the FSM loop, . In other words, the output oscillates
with the period of when the input is constant. In fact,
acts as the internal timer of the FSM in the absence of input
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Fig. 4. (a) Three-section LC ladder delay cell. (b) Three-input ECL OR gate.
Fig. 5. Die microphotograph of the 1: 2 demultiplexer with three 5-section
differential LC delay line.
transitions. The output in Fig. 3(a) demonstrates this. When
input is zero, oscillates for four cycles. As soon as the data
transition arrives in the fifth cycle, the phase is aligned and
the oscillation stops. If there were no additional input transitions
would oscillate again with corrected phase. Now, the replica
of the 1:2 demultiplexer with as the output forms the ring
oscillator in the delay control loop. This ring oscillator includes
all the blocks that contribute to the delay. Fig. 3(b) illustrates
the architecture. The same architecture could be used to design
a variable bit rate demultiplexer by adjusting the delay around
the loop based on the input bit rate.
The delay block can be implemented using active [6] or pas-
sive [7] delay elements. If delay control loop is not used, passive
delay cells based on inductor–capacitor (LC) ladder structures
can be used, as shown in Fig. 4(a). The LC delays have poten-
tially very low sensitivity to process technology variations as
shown in [7]. The delay is determined by the value of the pas-
sive components from where and are the
inductance and capacitance, respectively, and is the number
of sections in the ladder.
V. PROTOTYPE MEASUREMENT RESULTS
An integrated 1:2 demultiplexer based on the instantaneous
clockless architecture is fabricated in SiGe BiCMOS process
technology. SOP logic functions form the FSM as described in
the previous section. The logic functions are realized by emitter
coupled logic (ECL) gates. Fig. 4(b) shows a 3-input OR gate.
When any of the three inputs is at high logic level, all the tail
current, , runs in the left branch of the emitter coupled stage,
Fig. 6. The y output in the oscillator mode.
Fig. 7. Demultiplexer outputs out and out for 3 input sequences (a) 1100
(b) 10 000 000 (c) 1 000 000 010 001 000.
which forces the out to high logic level. The AND gates are
implemented using OR gates by inverting the inputs and output.
A 5-section differential LC delay line is implemented for each
of the delay cells in the feedback loop of binary functions ,
and . The die photograph is shown in Fig. 5. Chip dimensions
are 2.5 mm 1.7 mm. The core logic occupies only 11% of the
total die area.
Fig. 6 is the output of the demultiplexer when the input is
a constant “1.” As mentioned, oscillates with a period equal
to twice the total delay around the FSM feedback loop, 266 ps.
Therefore, the delay (bit period) is 133 ps and demultiplexer
works at input bit rate of 7.5 Gb/s. About 55% of the total delay
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is generated by the delay lines and the rest is from the ECL gates
and interconnect parasitics.
The two outputs of the demultiplexer, and are mea-
sured for three different input sequences, as shown in Fig. 7. The
“sync” signal from the input signal source is used to trigger the
sampling oscilloscope for viewing the outputs and justifies that
the outputs are synchronized with the input. When the input is
a repeating “1100” sequence, the demultiplexed outputs should
both be “10” sequence repeating at half the bit rate, i.e., twice
the bit period, of the input. In addition, is one input bit pe-
riod delayed with respect to . Fig. 7(a) shows these outputs.
A data transition can experience different delays when going
through a linear delay cell, e.g., an LC-ladder delay cell, based
on previous data bits. Delay is defined as the time difference
of the threshold crossing times of the data transition, e.g., a
“ ” falling transition, at the input and output. The threshold
crossing time is affected by the bits arrived at the delay cell prior
to the transition due to the memory of the delay cell [8], [9].
For example, “010” and “110” sequences will have different
threshold crossing times at the output of the delay cell. In the
latter sequence the residue of the last bit before the falling tran-
sition impacts the threshold crossing time. This data dependent
delay affects the overall delay in the FSM feedback loop. There
are three delay cells for , and in the FSM and the input
to each depends on the FSM input sequence. Thus, each of the
individual delay values may vary based on the input sequence.
Furthermore, the sequences to the input of the delay cells are not
necessarily the same. We define the FSM loop delay as the av-
erage of the three delays, while this average depends on the FSM
input sequence. For instance, when the FSM input is a constant
“1,” the three delay cells for , and , respectively, see a
constant “1,” a constant “1,” and “10” sequences at their input;
whereas for a “1100” at the input the delay cells respectively ex-
perience “1100,” “1100,” and “10” sequences. The inputs to the
and have changed. Consequently, the average loop delay
changes. The two cases are shown in Figs. 6 and 7(a), where
average loop delay changes from 133 ps (half of 266 ps) in the
former to 136 ps (half of 272 ps) in the latter. One way to avoid
data dependent delay values is to use nonlinear (digital) delay
cells as opposed to linear LC-delay cells.
Fig. 7(b) shows the outputs when input sequence is
“10 000 000” that has seven consecutive zeros. The two
outputs are respectively “1000” at half bit rate and all-zero. The
droop for long sequences of one is due to ac-coupled outputs
which will not be present in a dc-coupled version. A longer
sequence, i.e., 16 bit, is tested in Fig. 7(c). The input sequence,
“1 000 000 010 001 000,” results in the outputs “10 001 010”
at half the bit rate and all-zero. The demultiplexer is locking
to the input phase and correctly demultiplexes to two outputs
without using a synchronous clock. The chip is using a 3.3-V
power supply and draws 316 mA of current, of which 110 mA
is flowing in the output buffers and bias circuits.
VI. CONCLUSION
An new architecture is introduced that instantaneously re-
covers and demultiplexes data without explicit clock recovery.
The architecture is based on a FSM that assigns input to a proper
output and maintains the value of other outputs. State transitions
are synchronized with the arrival of input data transitions. Bi-
nary logic functions map the current state along with the input
bit to the next state. Analog delay cells with bit period delay
feedback the value of the binary functions to the input and syn-
chronize FSM with the input data. An architecture is introduced
for tuning the overall loop delay. A prototype 1:2 demultiplexer
is demonstrated with integrated passive LC delay lines and op-
erates at 7.5 Gb/s without using a clock signal.
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